Design of 16- bit Approximate Multiplier with Digital Processing Application

Document Type : Original Article

Authors

1 Faculty of Engineering , Azarbaijan Shahid Madani University

2 Azarbaijan Shahid Madani University

3 Faculty of Engineering, Azarbaijan Shahid Madani

Abstract

The multipliers are important blocks that used in digital processing modern systems. So, design of the efficient multiplier is important advantage for digitally computational system. In some processing fields as the signal processing, the specified level of the error is acceptable, so used of accurate multiplier in the all of the processing fields is not essential. One of the important blocks of the multiplier is the compressor that is used in stage of the partial multiplication for decreasing operations. In this paper, new design of the 5:3 and 15:4 approximate compressors are proposed, the power consumption, propagation delay and error distance of proposed compressors in the comparison others have proper operating, with used of the proposed approximate compressors designed the approximate 16*16-bit multiplier. The overall of the proposed approximate multiplier is simulated and implemented by 180 nm CMOS technology and 1.8 V power supply by the Cadence tools. The result of simulation is shown that propagation delay proposed 5:3 compressors is 0.76 ns and power consumption is 0.935 μW with ±2 error distance. And also, the proposed 15:4 compressor has 1.12 ns propagation delay, 4.75 μW power consumption.

Keywords

References

[1] Parhi, K.K., VLSI digital signal processing systems: design and implementation. 2007: John Wiley & Sons.
[2] Flores, I., The logic of computer arithmetic. 1963.
[3] Momeni, A., et al., Design and analysis of approximate compressors for multiplication. IEEE Transactions on Computers, 2014. 64(4): p. 984-994.
[4] Kaur, J., N.K. Gahlan, and P. Shukla, Delay Power Performance Comparison of Array Multiplier in VLSI Design. International Journal of Advanced Research in Computer Science and Electronics Engineering, 2012. 1(3): p. 41-44.
[5] Liu, D., Embedded DSP processor design: Application specific instruction set processors. 2008: Elsevier.
[6] Abed, S.e., et al., Low power Wallace multiplier design based on wide counters. International Journal of Circuit Theory and Applications, 2012. 40(11): p. 1175-1185.
[7] Chandravathi, B. and D. Nagaraju, High speed and Area Efficient Rounding Based Approximate Multiplier for Digital Signal Processing. 2018.
[8] Faraji, H. and M. Mosleh, A fast wallace-based parallel multiplier in quantum-dot cellular automata. International Journal of Nano Dimension, 2018. 9(1): p. 68-78.
[9] Pishvaie, A., G. Jaberipur, and A. Jahanian, Improved CMOS (4; 2) compressor designs for parallel multipliers. Computers & Electrical Engineering, 201 38(6): p. 1703-1716.
Kwon, O., K. Nowka, and E.E. Swartzlander, A 16-bit by 16-bit MAC design using fast 5: 3 compressor cells. Journal of VLSI signal processing systems for signal, image and video technology, 2002. 31(2): p. 77-89.
Mehrabi, S., et al., Design, analysis, and implementation of partial product reduction phase by using wide m: 3 (4≤ m≤ 10) compressors. International Journal of High Performance Systems Architecture, 2013. 4(4): p. 231-241.
Maunika, N.V. and M.V. Devi, A dwindled power and delay of Wallace tree multiplier. International Journal of Engineering and Innovative Technology (IJEIT), 2012. 2(4(.
Marimuthu, R., Y.E. Rezinold, and P.S. Mallick, Design and analysis of multiplier using approximate 15-4 compressor. IEEE Access, 2016. 5: p. 1027-1036.
Advanced Signal Processing
Volume 4, Issue 1 - Serial Number 5
August 2020
Pages 151-158

Files

Share

How to cite

Statistics